Scaling of transistor feature size over time has been facilitated by corresponding improvement in lithography technology. However, in recent times the wavelength of the optical light source used for photolithography has not scaled in the same rate as that of the minimum feature size of the transistor. In fact, starting with 180nm devices, the wavelength of optical source has remained the same (at 193nm) due to difficulties in finding a deeper ultra-violet light source with high energy, coherent beam with compatible lens material for focusing this light. Consequently, upcoming technology nodes (65nm, 45nm, 32nm and 22nm) will be using a light source with wavelength much greater than the feature size. This creates the problem of sub-wavelength lithography. Apart from optical issues, resist, etch and planarization problems contribute to manufacturing defects and yield problems. In sub-wavelength lithography line width variation is a subject of major concern as it affects the device performance in integrated circuits. Forbidden pitch is one form of line width variation, where due to destructive interference of light, the line widths shrink dramatically. The occurrence of forbidden pitches in 65 and 45 nm nodes lead to breaks in interconnect lines. Thus lithography related line width reduction is a major source of concern for open faults.
Problem Statement
Scaling of transistor feature size over time has been facilitated by corresponding improvement in lithography technology. However, in recent times the wavelength of the optical light source used for photolithography has not scaled in the same rate as that of the minimum feature size of the transistor. In fact, starting with 180nm devices, the wavelength of optical source has remained the same (at 193nm) due to difficulties in finding a deeper ultra-violet light source with high energy, coherent beam with compatible lens material for focusing this light. Consequently, upcoming technology nodes (65nm, 45nm, 32nm and 22nm) will be using a light source with wavelength much greater than the feature size. This creates the problem of sub-wavelength lithography. Apart from optical issues, resist, etch and planarization problems contribute to manufacturing defects and yield problems. In sub-wavelength lithography line width variation is a subject of major concern as it affects the device performance in integrated circuits. Forbidden pitch is one form of line width variation, where due to destructive interference of light, the line widths shrink dramatically. The occurrence of forbidden pitches in 65 and 45 nm nodes lead to breaks in interconnect lines. Thus lithography related line width reduction is a major source of concern for open faults.
As far as testing is concerned there are two fundamental questions that need to be answered in context of subwavelength lithography: (i) do we need special tests for defects that are likely to occur due to sub-wavelength lithography? (ii) can testing provide feedback for guiding design rules for sub-wavelength lithography.
Special tests for DFM related defects?
As the VLSI technology aggressively marches toward 45nm nodes and below, it is being greatly challenged not only by deep sub-micron design issues, but also by manufacturing and reliability issues. Current test strategies are mainly focused on random defects under the assumption that random particles based defects are the primary mechanisms for yield loss during manufacturing. It has been observed previously that systematic defects are on the rise compared to random defects for the current and future technology nodes [1] . The major issues of printability in sub-wavelength lithography encompass variations due to pitch, focus and light source exposure as well effects of imperfect anisotropic etching, planarization problems due to varying line density and wafer tilting. The resulting effects include (i) line pullback (ii) line width variation, (iii) corner rounding and (iv) planarity problems [2] .
Variational lithography modeling allows for identifying sites and nature of potential defects and opportunity for better targeting of test patterns.
Design rule improvement through testing?
As we create features below optical wavelength, microscopy becomes equally difficult, making it harder to see defects. However, presence of defects can be detected through testing and the challenge is to use that information to fix design rules. Today, the design rules are fixed through pilot runs of test structures and lithographic simulation. Test structures are a subset of possible patterns and lithographic simulation is severely capacity-limited leaving open the possibility of unforeseen defects. The key challenge here is to find physical commonality between diagnosed faults. 
